Verilog by Example: A Concise Introduction for FPGA Design (Paperback)

Verilog by Example: A Concise Introduction for FPGA Design (Paperback)

作者: Blaine Readler
出版社: Full Arc Press
出版在: 2011-04-19
ISBN-13: 9780983497301
ISBN-10: 0983497303
裝訂格式: Paperback
總頁數: 124 頁





內容描述


A practical primer for the student and practicing engineer already familiar with the basics of digital design, the reference develops a working grasp of the verilog hardware description language step-by-step using easy-to-understand examples. Starting with a simple but workable design sample, increasingly more complex fundamentals of the language are introduced until all major features of verilog are brought to light. Included in the coverage are state machines, modular design, FPGA-based memories, clock management, specialized I/O, and an introduction to techniques of simulation. The goal is to prepare the reader to design real-world FPGA solutions. All the sample code used in the book is available online. What Strunk and White did for the English language with "The Elements of Style," VERILOG BY EXAMPLE does for FPGA design.




相關書籍

ARM嵌入式系統原理與應用教程(第2版)

作者 趙常松 吳顯義

2011-04-19

Designing Embedded Systems with 32-Bit PIC Microcontrollers and MikroC (Paperback)

作者 Dogan Ibrahim

2011-04-19

基本電學實習 II

作者 洪志宗 陳自雄

2011-04-19