Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog

Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog

作者: Vaibbhav Taraate
出版社: Springer
出版在: 2019-01-18
ISBN-13: 9789811087752
ISBN-10: 981108775X
裝訂格式: Hardcover
總頁數: 307 頁





內容描述


This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs. Prototyping using modern high density Field Programmable Gate Arrays (FPGAs) is discussed in this book with the practical examples and case studies. The book discusses SOC design, performance improvement techniques, testing and system level verification, while also describing the modern Intel FPGA/XILINX FPGA architectures and their use in SOC prototyping. Further, the book covers the Synopsys Design Compiler (DC) and Prime Time (PT) commands, and how they can be used to optimize complex ASIC/SOC designs. The contents of this book will be useful to students and professionals alike.




相關書籍

CMOS 模/數轉換器設計與仿真

作者 張鋒 陳鋮穎 範軍

2019-01-18

創客訓練營 STM32單片機應用技能實訓

作者 陽香仁 李淵 肖盛斌

2019-01-18

Embedded Software, 2/e : The Works (Paperback)

作者 Colin Walls

2019-01-18